

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/847,642	05/01/2001	Luciano Lavagno	261/246	6620
23639	7590 04/11/2006		EXAM	INER
BINGHAM, MCCUTCHEN LLP			GUILL, RUSSELL L	
THREE EMB.	ARCADERO CENTER		ART UNIT	PAPER NUMBER
	ISCO, CA 94111-4067		2123	
		•	DATE MAILED: 04/11/200	6

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)	
	09/847,642	LAVAGNO ET AL.	
Office Action Summary	Examiner	Art Unit	
	Russell L. Guill	2123	
The MAILING DATE of this communication appeared for Reply	pears on the cover sheet with the	correspondence address	
A SHORTENED STATUTORY PERIOD FOR REPL WHICHEVER IS LONGER, FROM THE MAILING D - Extensions of time may be available under the provisions of 37 CFR 1. after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period - Failure to reply within the set or extended period for reply will, by statut Any reply received by the Office later than three months after the mailin earned patent term adjustment. See 37 CFR 1.704(b).	DATE OF THIS COMMUNICATION 136(a). In no event, however, may a reply be will apply and will expire SIX (6) MONTHS from the course the application to become ABANDON	DN. timely filed m the mailing date of this communication. NED (35 U.S.C. § 133).	
Status			
Responsive to communication(s) filed on <u>04 №</u> This action is FINAL . 2b) This Since this application is in condition for alloware closed in accordance with the practice under the practice.	s action is non-final. ince except for formal matters, p		
Disposition of Claims			
4) ☐ Claim(s) 1-22 and 33-60 is/are pending in the 4a) Of the above claim(s) is/are withdra 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-22 and 33-60 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or Application Papers 9) ☐ The specification is objected to by the Examine	or election requirement.		
10) ☐ The specification is objected to by the Examine 10) ☐ The drawing(s) filed on 27 July 2001 is/are: a) Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct of the oath or declaration is objected to by the Examine 11) ☐ The oath or declaration is objected to by the Examine 10.	\boxtimes accepted or b) \square objected to drawing(s) be held in abeyance. Solution is required if the drawing(s) is c	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).	
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the priority application from the International Burea * See the attached detailed Office action for a list	ts have been received. ts have been received in Applica prity documents have been recei u (PCT Rule 17.2(a)).	ition Noved in this National Stage	
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)	4) Interview Summa Paper No(s)/Mail		
Paper No(s)/Mail Date	6) Other:	- stort Application (FTO-192)	

Art Unit: 2123

Page 2

DETAILED ACTION

1. This Office Action is in response to an amendment filed February 16, 2006. Claims 23 - 32 were canceled. No claims were added. Claims 1 - 22 and 33 - 60 are pending. Claims 1 - 22 and 33 - 60 have been examined. Claims 1 - 22 and 33 - 60 have been rejected.

Response to Remarks

- 2. Regarding claim 29 objected to:
 - **2.1.** Applicants' amendments overcome the objection.
- 3. Regarding claims 1 13, 16 19, 21 22, 33 45, 47 51, and 53 rejected under 35 USC § 102(b):
 - **3.1.** The Applicant argues that the Lajolo publication is removed as § 102(a) art by the Rule 132 Declaration that corrects the inventorship of the Lajolo publication.
 - 3.1.1. The Examiner respectfully replies: The Examiner appreciates the Applicants' argument, however, regretfully, the Examiner does not find the Rule 132 Declaration persuasive. There does not appear to be provision for correcting inventorship entity of a publication by declaration.
 - 3.2. The Applicant argues that the Lajolo publication is not § 102(b) art.
 - **3.2.1.** The Examiner respectfully replies: The Applicants' arguments are persuasive, and accordingly the rejections are withdrawn. However, upon further consideration, a rejection under § 102(a) is made using the same art.

Art Unit: 2123

Page 3

- **4.** Regarding claims 14, 20, 23 32, 46, 52, and 54 60 rejected under 35 USC § 103:
 - **4.1.** Claims 23 32 were cancelled, thereby rendering the rejections of those claims moot.
 - **4.2.** The Applicant argues that the Lajolo publication is not prior art. The Examiner respectfully replies: Please see the 35 USC § 102(b) arguments above.

Inventorship

5. In view of the papers filed November 4, 2005, the inventorship in this nonprovisional application has been changed by the deletion of Jwahar Raju Bammi. The application will be forwarded to the Office of Initial Patent Examination (OIPE) for issuance of a corrected filing receipt, and correction of Office records to reflect the inventorship as corrected.

Claim Rejections - 35 USC § 102

6. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(a) the invention was known or used by others in this country, or patented or described in a printed publication in this or a foreign country, before the invention thereof by the applicant for a patent.

Page 4

Art Unit: 2123

- 7. Claims 1 13, 15 19, 21 22, 33 45, 47 51, 53 54 are rejected under 35 U.S.C. 102(a) as being anticipated by Lajolo (Lajolo, Marcello; Lazarescu, Mihai; Sangiovanni-Vincentelli, Alberto; "A Compilation-based Software Estimation Scheme for Hardware/Software Co-Simulation", 7th International Workshop on Hardware/Software Co-Design, May 3 5, 1999).
 - **7.1.** Regarding claims 1 and 33, Lajolo appears to teach a method of performing software performance analysis for a target machine (*page 85, Abstract*) comprising:
 - 7.1.1. Describing a system design as a network of logical entities (page 86 section 3

 The integration of the GCC suite in the POLIS framework, paragraph 2; and page 87, figure 1, labeled The Simulation Flow);
 - 7.1.2. Selecting at least one of the logical entities for a software implementation (page

 86 section 3 The integration of the GCC suite in the POLIS framework,

 paragraph 4; and page 87, figure 1, labeled The Simulation Flow);
 - 7.1.3. Synthesizing a software program from the logical entities selected for the software implementation (page 87, figure 1 labeled The simulation flow, element SW synthesis);
 - 7.1.4. Compiling the software program to generate an optimized assembler code representation of the software program (page 87, figure 1 labeled The simulation flow, element Compilation and element Optimization options);
 - 7.1.5. Performing a performance analysis using the assembler code (<u>page 87, figure 1</u> <u>labeled The simulation flow, element Instruction level timing analysis</u>);
 - 7.1.6. Generating a software simulation model using the assembler code (page 87, figure 1 labeled The simulation flow, element C simulation model);

Art Unit: 2123

7.1.7. Generating a hardware/software co-simulation model using the simulation model (page 87, figure 1 labeled The simulation flow, element HW/SW co-simulation).

- 7.2. Regarding claims 2 and 34, Lajolo appears to teach that the compiling step further comprises incorporating a description of the target machine (page 87, figure 1 labeled The simulation flow, element, md description; and page 88, section 3.1, first paragraph).
- 7.3. Regarding claims 3 and 35, Lajolo appears to teach that the software simulation model is an assembler-level C code simulation model (page 87, figure 2, bottom code list).
- 7.4. Regarding claims 4 and 36, Lajolo appears to teach selecting at least one of the logical entities for a hardware implementation, and synthesizing a software model of the hardware implementation from the selected logical entities, wherein the hardware/software co-simulation model is generated using the software model of the hardware implementation (page 87, figure 1 labeled The simulation flow, elements HW/SW partitioning, and HW C model, and HW/SW co-simulation).
- 7.5. Regarding claims 5 and 37, Lajolo appears to teach that the performance analysis measures an execution time of an element of the assembler code (page 87, figure 1 labeled The simulation flow, element Instruction level timing analysis).
- 7.6. Regarding claims 6 and 38, Lajolo appears to teach that the software program is compiled using the same compiler used to compile a production executable (page 88, section 3.3, paragraph 1, item 1 that starts with "1. if GCC is a suitable...").

Art Unit: 2123

7.7. Regarding claims 7 and 39, Lajolo appears to teach that that performing the performance analysis comprises annotating the assembler code with performance information (page 87, figure 2; and page 87, right-side column, the paragraphs below figure 2).

Page 6

- 7.8. Regarding claims 8 and 40, Lajolo appears to teach that that the performance information is timing information (page 87, figure 2; and page 87, right-side column, the paragraphs below figure 2).
- **7.9.** Regarding claims 9 and 41, Lajolo appears to teach preparing software for a performance estimation comprising:
 - 7.9.1. Providing a software assembly code model (page 87, figure 2, the middle partition is assembly code; and page 87, right-side column, paragraphs below figure 2);
 - 7.9.2. Translating the assembly code module into a simulation model (page 87, figure

 2, the bottom partition is a simulation model; and page 87, right-side

 column, paragraphs below figure 2);
 - 7.9.3. Annotating the simulation model with performance information (page 87, figure 2, the bottom partition is a simulation model; and page 87, right-side column, paragraphs below figure 2);
- 7.10. Regarding claims 10 and 42, Lajolo appears to teach that providing a software assembly code module comprises compiling software source code to assembly (page 87, figure 2, the top partition is software source code and the middle partition is an assembly code module page 87, right-side column, paragraphs below figure 2);

Art Unit: 2123

- 7.11. Regarding claims 11 and 43, Lajolo appears to teach that the software assembly code module is compiled using a compiler adapted to create code that will execute on a first machine architecture (page 87, figure 2, middle and bottom partitions; and right-side column, paragraphs below figure 2; please note that the compile produces C code from the assembly code).
- 7.12. Regarding claims 12 and 44, Lajolo appears to teach that the performance information is associated with the first machine architecture (page 87, figure 1, element instruction level timing analysis).
- 7.13. Regarding claims 13 and 45, Lajolo appears to teach that the simulation model is compiled to execute on a second machine architecture, the second machine architecture being different from the first machine architecture (page 88, left-side column, first paragraph).
- 7.14. Regarding claims 15 and 47, Lajolo appears to teach that the simulation model is an assembler-level representation of the software, expressed in a high-level language (page 87, figure 2, bottom partition).
- 7.15. Regarding claims 16 and 48, Lajolo appears to teach that the translation step gathers information from another software module (page 87, figure 1, element .md description; and page 88, figure 3).
- 7.16. Regarding claims 17 and 49, Lajolo appears to teach that information gathered comprises high-level hints about software assembly code module (page 88, left-side column, first paragraph (delays in the .md file)).

Art Unit: 2123

7.17. Regarding claims 18 and 50, Lajolo appears to teach that the performance information comprises estimated performance information (page 87, left-side column, paragraph 3, re: timing information).

- 7.18. Regarding claims 19 and 51, Lajolo appears to teach that the performance information is statically estimated (page 87, left-side column, paragraph 3, re: timing information).
- 7.19. Regarding claims 21 and 53, Lajolo appears to teach that compiling the simulation model to a simulator host program (<u>page 88, left-side column, first paragraph</u>); and executing the simulator host program on a simulator to allow performance measurements to be taken (<u>page 89, table 2 and table 3, and section 4</u>
 <u>Performance Simulation and Results</u>).
- 7.20. Regarding claims 22 and 54, Lajolo appears to teach linking an already annotated module with the simulation model (page 87, figure 1, element HW C model; and page 87, left-side column, last paragraph continued at the top of the right-side column; and page 87, figure 2, bottom partition of annotated C code).
- 7.21. Regarding claims 33 and 41, the performance results were executed on a SUN SPARC-20 workstation which would typically have had a computer program product that includes a medium useable by a processor containing a sequence of instructions for the processor to execute (page 89, left-side column, paragraph 4).

Claim Rejections - 35 USC § 103

8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2123

A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Page 9

- 9. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
- 10. Claim 55 is rejected under 35 U.S.C. 103(a) as being unpatentable over Lajolo (Lajolo, Marcello; Lazarescu, Mihai; Sangiovanni-Vincentelli, Alberto; "A Compilation-based Software Estimation Scheme for Hardware/Software Co-Simulation", 7th International Workshop on Hardware/Software Co-Design, May 3 5, 1999) in view of Mak (Mak,Ronald; "Writing Compilers and Interpreters: an applied approach", 1991, John Wiley & Sons).
 - **10.1.** The art of Lajolo is directed toward compilation-based software estimation scheme for hardware/software co-simulation (Title).
 - 10.2. The art of Mak is directed to compilation and interpreting software programs (Title).
 - **10.3.** Regarding claim 55, Lajolo appears to teach a method:

Art Unit: 2123

10.3.1. Receiving the assembly language software module (page 87, figure 1, element Instruction level timing analysis, and page 87, figure 2, middle partition);

- 10.3.2. Processing a data structure to refine the accuracy of the simulation model (page 87, figure 1, element Instruction level timing analysis);
 - 10.3.2.1. Regarding (page 87, figure 1, element Instruction level timing analysis); it would have been obvious that the instructions are in a data structure, and that they are processed to add timing information for accuracy of simulation.
- 10.3.3. Associating performance information with an element of the assembly language software module (page 87, figure 1, element Instruction level timing analysis; and page 87, figure 2, middle and bottom partition);
- 10.3.4. Outputting the simulation model (page 87, figure 1, element C simulation model; and page 87, figure 2, bottom partition).
- 10.4. Regarding claim 55, Lajolo appears to teach using a mapping definition to map each assembler instruction to a period of time (page 87, figure 1, elements .md description and Instruction level timing analysis; and page 88, left-side column, first paragraph, regarding .md file).
- 10.5. Regarding claim 55, Lajolo does not specifically teach <u>parsing the assembly</u> language software module into a data structure, the data structure comprising <u>one or more nodes</u> being mapped to a period of time using a mapping definition, <u>each</u> of the one or more nodes containing an element of the assembly language software module.

Art Unit: 2123

Page 11

- 10.6. Regarding claim 55, Mak appears to teach parsing the assembly language software module into a data structure comprising one or more nodes being mapped to a period of time, each of the one or more nodes containing an element of the assembly language software module (page 174, paragraph 3 that starts with "The prime motivation." and page 382, section 15.4, esp. "The intermediate form had a simple linear structure that was interspersed with address markers"; and page 283, chapter 12, "Emitting 8086 Assembly Language Code).
 - 10.6.1. Regarding (page 174, paragraph 3 that starts with "The prime motivation.."; and page 382, section 15.4, esp. "The intermediate form had a simple linear structure that was interspersed with address markers"; and page 283, chapter 12, "Emitting 8086 Assembly Language Code); it would have been obvious that a linear structure is comprised of nodes, and that each node is interpreted which consumes a period of time. It would have been obvious to build the structure with assembly code.
- 10.7. The art of Mak and the art of Lajolo are analogous art because they both contain the problem of compiling software modules (<u>Mak, Title of book; Lajolo, page 87, figure</u>
 1).
- 10.8. The motivation to use the art of Mak with the art of Lajolo would have been obvious given the benefits recited in Mak that an intermediate form structure gives the compiler an opportunity to analyze the program in order to generate better code (<u>page 382, section 15.4, second paragraph</u>), and the compiler in Lajolo performs optimization also (<u>page 87, figure 1</u>).
- **10.9.** Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of invention to use the art of Mak and Lajolo to produce the claimed invention.

Art Unit: 2123

11. Claims 56 - 58 and 60 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lajolo and Mak as applied to claim 55 above.

- **11.1.** Lajolo and Mak teach translating an assembly language software module into a simulation model as recited in claim 55 above.
- 11.2. Regarding claim 57, Lajolo appears to teach that performance information comprises an execution delay value for the element of the assembly language software module (page 87, figure 2; and page 87, paragraphs directly beneath figure 2).
- 11.3. Regarding claim 58, Lajolo appears to teach that performance information is a statically computed value (page 88, left-side column, first paragraph).
- 11.4. Regarding claim 56, Lajolo does not specifically teach a data structure wherein the one or more nodes comprises a first node and a second node, the first node being mapped to a first period of time, the second node being mapped to a second period of time, the first period of time being different from the second period of time.
- 11.5. Regarding claim 60, Lajolo does not specifically teach that processing the data structure comprises replicating the behavior of the assembly language software model in the simulation model.
- 11.6. Regarding claim 56, Mak appears to teach a linear structure that obviously is a series of nodes where each node is an operation that consumes a period of time (page 382, section 15.4).
- 11.7. Regarding claim 60, Mak appears to teach that processing the data structure comprises replicating the behavior of the assembly language software model in the simulation model (page 382, section 15.4, first two sentences).

Art Unit: 2123

11.7.1. Regarding (page 382, section 15.4, first two sentences); since the interpreter processes the data structure of the linear structure by executing the actions which replicate the behavior of the source software, it would have been obvious to process the data structure to replicate the behavior of the assembly language software model in the simulation model.

- 12. Claims 14 and 46 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lajolo (Lajolo, Marcello; Lazarescu, Mihai; Sangiovanni-Vincentelli, Alberto; "A Compilation-based Software Estimation Scheme for Hardware/Software Co-Simulation", 7th International Workshop on Hardware/Software Co-Design, May 3 5, 1999) in view of Hartoog (Hartoog, Mark R.; Rowson, James A.; Reddy, Prakash D.; Desai, Soumya; Dunlop, Douglas D.; Harcourt, Edwin A.; Khullar, Neeti; "Generation of Software Tools from Processor Descriptions for Hardware/Software Codesign", Proceedings of the 34th Design Automation Conference, June 9 13 1997).
 - **12.1.** Claim 14 is a dependent claim of claim 9, and thereby inherits all of the rejected limitations of claim 9.
 - **12.2.** Claim 46 is a dependent claim of claim 41, and thereby inherits all of the rejected limitations of claim 41.
 - **12.3.** The art of Lajolo is directed toward compilation-based software estimation scheme for hardware/software co-simulation (*Title*).
 - **12.4.** The art of Hartoog is directed toward generation of software tools from processor descriptions for hardware/software codesign (*page 303, Title*).
 - 12.5. Lajolo appears to teach disassembling software binary code (page 86, left-side column, last paragraph, "generating a C program from the target binary code").

Art Unit: 2123

12.6. Lajolo does not specifically teach that providing a software assembly code module comprises disassembling software binary code **to assembly code**.

- 12.7. Hartoog appears to teach disassembling software binary code to assembly code (page 305, section 5).
- 12.8. The art of Hartoog and the art of Lajolo are analogous art because they both contain the problem of hardware/software codesign (*Lajolo, page 87, figure 1*) and Hartoog (*page 303, title*).
- 12.9. The motivation to use the art of Hartoog with the art of Lajolo would have been obvious given that in Hartoog, a program's source code may be in C++ (page 304, section 3), and in Lajolo only a C compiler is provided (page 88, section 3.3), so a disassembler would allow the performance estimation to be performed with C++ source code.
- 13. Claims 20 and 52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lajolo (Lajolo, Marcello; Lazarescu, Mihai; Sangiovanni-Vincentelli, Alberto; "A Compilation-based Software Estimation Scheme for Hardware/Software Co-Simulation", 7th International Workshop on Hardware/Software Co-Design, May 3 5, 1999) in view of Suzuki (Suzuki, Kei; Sangiovanni-Vincentelli, Alberto; "Efficient Software Performance Estimation Methods for Hardware/Software Codesign", 1996, Proceedings of the 33rd annual conference on Design Automation).
 - **13.1.** Claim 20 is a dependent claim of claim 9, and thereby inherits all of the rejected limitations of claim 9.
 - **13.2.** Claim 52 is a dependent claim of claim 41, and thereby inherits all of the rejected limitations of claim 41.

Art Unit: 2123

13.3. The art of Lajolo is directed toward compilation-based software estimation scheme for hardware/software co-simulation (*Title*).

- **13.4.** The art of Suzuki is directed to performance estimation methods for hardware/software codesign (*Title*).
- 13.5. Regarding claims 20 and 52, Lajolo does not specifically teach that performance information is computed dynamically at run-time, using a formula provided during the annotating step.
- 13.6. Regarding claims 20 and 52, Suzuki appears to teach that performance information is computed dynamically at run-time, using a formula provided during the annotating step (page 5, figure 4, run-time formula to calculate C_i.max_time).
 - 13.6.1. Regarding (page 5, figure 4, run-time calculation of C₁.max time); it would have been obvious to use the dynamic run-time formula as the annotation.
- **13.7.** Regarding claims 20 and 52, the art of Suzuki and the art of Lajolo are analogous art because they both are directed to performance estimation for hardware/software co-design.
- **13.8.** Regarding claims 20 and 52, the motivation to use the art of Suzuki with the art of Lajolo would have been obvious given the benefit of adaptable performance calculations provided by run-time formula evaluation.
- **13.9.** Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of invention to produce the claimed invention.
- 14. Claim 59 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lajolo (Lajolo, Marcello; Lazarescu, Mihai; Sangiovanni-Vincentelli, Alberto; "A Compilation-based

Art Unit: 2123

Software Estimation Scheme for Hardware/Software Co-Simulation", 7th International Workshop on Hardware/Software Co-Design, May 3 – 5, 1999) and Mak (Mak,Ronald; "Writing Compilers and Interpreters: an applied approach", 1991, John Wiley & Sons) in view of Suzuki (Suzuki, Kei; Sangiovanni-Vincentelli, Alberto; "Efficient Software Performance Estimation Methods for Hardware/Software Codesign", 1996, Proceedings of the 33rd annual conference on Design Automation).

- **14.1.** Claim 59 is a dependent claim of claim 55, and thereby inherits all of the rejected limitations of claim 55.
- **14.2.** The art of Lajolo is directed toward compilation-based software estimation scheme for hardware/software co-simulation (Title).
- **14.3.** The art of Suzuki is directed to performance estimation methods for hardware/software codesign (*Title*).
- **14.4.** Regarding claim 59, Lajolo does not specifically teach that performance information is formula for dynamically computing a value.
- 14.5. Regarding claim 59, Suzuki appears to teach that performance information is formula for dynamically computing a value (page 5, figure 4, run-time formula to calculate C₁.max_time).
- 14.6. Regarding claim 59, the art of Suzuki and the art of Lajolo are analogous art because they both are directed to performance estimation for hardware/software codesign.
- **14.7.** Regarding claim 59, the motivation to use the art of Suzuki with the art of Lajolo would have been obvious given the benefit of adaptable performance calculations provided by run-time formula evaluation.

Art Unit: 2123

14.8. Therefore, as discussed above, it would have been obvious to the ordinary artisan at the time of invention to produce the claimed inventions.

Art Unit: 2123

Conclusion

- 15. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Russell L. Guill whose telephone number is 571-272-7955. The examiner can normally be reached on Monday Friday 9:30 AM 6:00 PM.
- 16. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Paul Rodriguez can be reached on 571-272-3753. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306. Any inquiry of a general nature or relating to the status of this application should be directed to the TC2100 Group Receptionist: 571-272-2100.
- 17. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

RG

Primary Examiner
Art Unit 2+25²(27)